



Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "(furber<in>metadata)"
Your search matched **48** of **1532515** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

e-mail printer friendly

» Search Options

[View Session History](#)
[New Search](#)

Modify Search

Search

☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

» Key

- IEEE JNL IEEE Journal or Magazine
- IET JNL IET Journal or Magazine
- IEEE CNF IEEE Conference Proceeding
- IET CNF IET Conference Proceeding
- IEEE STD IEEE Standard

[view selected items](#) [Select All](#) [Deselect All](#)

1-25 | [26-48](#)

- ☐
- 1. Future Trends in SoC Interconnect**
Furber, S.; Bainbridge, J.;
[System-on-Chip, 2005. Proceedings. 2005 International Symposium on](#)
15-17 Nov. 2005 Page(s):183 - 186
[AbstractPlus](#) | Full Text: [PDF\(3784 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐
- 2. Sparse Distributed Memory Using Rank-Order Neural Codes**
Furber, S. B.; Brown, G.; Bose, J.; Cumpste, J. M.; Marshall, P.; Shapiro, J. L.;
[Neural Networks, IEEE Transactions on](#)
Volume 18, Issue 3, May 2007 Page(s):648 - 659
Digital Object Identifier 10.1109/TNN.2006.890804
[AbstractPlus](#) | Full Text: [PDF\(1357 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐
- 3. Chain: a delay-insensitive chip area interconnect**
Bainbridge, J.; Furber, S.;
[Micro, IEEE](#)
Volume 22, Issue 5, Sept.-Oct. 2002 Page(s):16 - 23
Digital Object Identifier 10.1109/MM.2002.1044296
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(283 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐
- 4. Power management in the Amulet microprocessors**
Furber, S.B.; Efthymiou, A.; Garside, J.D.; Lloyd, D.W.; Lewis, M.J.G.; Temple, S.;
[Design & Test of Computers, IEEE](#)
Volume 18, Issue 2, March-April 2001 Page(s):42 - 52
Digital Object Identifier 10.1109/54.914617
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(752 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐
- 5. Design and analysis of a self-timed duplex communication system**
Yakovlev, A.; Furber, S.; Krenz, R.; Bystrov, A.;
[Computers, IEEE Transactions on](#)
Volume 53, Issue 7, July 2004 Page(s):798 - 814
Digital Object Identifier 10.1109/TC.2004.26
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1728 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐
- 6. AMULET1: an asynchronous ARM microprocessor**
Woods, J.V.; Day, P.; Furber, S.B.; Garside, J.D.; Paver, N.C.; Temple, S.;



[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

"stephen furber"

[Advanced Scholar Search](#)
[Scholar Preferences](#)
[Scholar Help](#)

Scholar [All articles](#) - [Recent articles](#)

Results 1 - 10 of about 25 for "[stephen furber](#)". (0.10 seconds)

All Results

[S Furber](#)

[J Garside](#)

[J Sparsø](#)

[P Day](#)

[S Temple](#)

[\[book\] ARM system-on-chip architecture](#) - all 6 versions »

SB Furber - 2000 - cs.man.ac.uk

ARM products are described, including the ARM7TDMI, ARM9TDMI and ARM10TDMI cores, the 710T, 720T, 740T, 920T, 940T, 1020E and StrongARM and some information on the AMULET asynchronous ARM cores. Embedded system design ...

Cited by 163 - [Related Articles](#) - [Cached](#) - [Web Search](#) - [Library Search](#)

[\[book\] Principles of Asynchronous Circuit Design: A Systems Perspective](#) - all 8 versions »

J Sparsø, SB Furber - 2001 - books.google.com

Page 1. European Low-Power Initiative for Electronic System Design Principles of Asynchronous Circuit Design A Systems Perspective Edited by Jens Sparse Steve Furber
 Page 2. PRINCIPLES OF ASYNCHRONOUS CIRCUIT DESIGN Page 3. ...

Cited by 132 - [Related Articles](#) - [Web Search](#) - [Library Search](#)

[AMULET2e: An Asynchronous Embedded Controller](#) - all 19 versions »

SB FURBER, JD GARSIDE, P RIOCREUX, S TEMPLE, P DAY ... - PROCEEDINGS OF THE IEEE, 1999 - [ieeexplore.ieee.org](#)

AMULET2e is an embedded system chip incorporating a 32-bit ARM-compatible asynchronous processor core, a 4-Kb pipelined cache, a flexible memory interface with dynamic bus sizing, and assorted programmable control functions. Many ...

Cited by 121 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

[\[book\] VLSI RISC Architecture and Organization](#) - all 2 versions »

SB Furber - 1989 - Marcel Dekker, Inc. New York, NY, USA

Google, Inc. [Subscribe \(Full Service\)](#), [Register \(Limited Service, Free\)](#), [Login](#).

[Search: The ACM Digital Library](#) [The Guide](#). [Feedback](#) [Report a problem](#) [Satisfaction survey](#). VLSI RISC Architecture and Organization. ...

Cited by 53 - [Related Articles](#) - [Web Search](#) - [Library Search](#) - [BL Direct](#)

[AMULET 1: an asynchronous ARM microprocessor](#) - all 13 versions »

JV Woods, P Day, SB Furber, JD Garside, NC Paver, ... - IEEE Transactions on Computers, 1997 - [doi.ieeeecs.org](#)

Abstract—An asynchronous implementation of the ARM microprocessor has been developed using an approach based on Sutherland's Micropipelines [1]. The design allows considerable internal asynchronous concurrency. This paper presents ...

Cited by 45 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

[AMULET3: a 100 MIPS asynchronous embedded processor](#) - all 11 versions »

SB Furber, DA Edwards, JD Garside - Proc. International Conf. Computer Design (ICCD), 2000 - [doi.ieeeecomputersociety.org](#)

AMULET3 is a 32-bit asynchronous processor core that is fully instruction set compatible with the clocked ARM cores. It represents the culmination of ten years of research and development into asynchronous processor design at the ...

Cited by 37 - [Related Articles](#) - [Web Search](#)

[Modelling and Simulation of Asynchronous Systems using the LARD Hardware Description Language](#) - all 3 versions »

PB Endecott, SB Furber - Proceedings of the 12th European Simulation Multiconference, ..., 1998 - cs.man.ac.uk

The development of ever more complex VLSI circuits has been underpinned by the existence of suitable simulation. Since a whole chip must be fabricated in one go the designer must rely entirely on simulation results while he designs, ...